Kaimeite Electronic (HK) Co., Limited
First choice One-Stop Mixed Distributor for World-Class manufacturer Email: info@kaimte.com Website: www.kaimte.com

Click to view price, real time Inventory, Delivery & Lifecycle Information;

AK5357ET-E2

AKM Semiconductor Inc.

24Bit 96kHz ΔΣ ADC

Any questions, please feel free to contact us. info@kaimte.com



Asahi KASEI ASAHI KASEI EMD

AK5357 24Bit 96kHz ΔΣ ADC

GENERAL DESCRIPTION

The AK5357 is a stereo A/D Converter with wide sampling rate of 4kHz \sim 96kHz and is suitable for multimedia audio system. The AK5357 achieves high accuracy and low cost by using Enhanced dual bit $\Delta\Sigma$ techniques. The AK5357 requires no external components because the analog inputs are single-ended. The audio interface has two formats (MSB justified, I²S) and can correspond to many systems like Karaoke, surround.

FEATURES

- \square Stereo $\Delta\Sigma$ ADC
- ☐ On-Chip Digital Anti-Alias Filtering
- ☐ Single-ended Input
- ☐ Digital HPF for DC-Offset cancel
- □ S/(N+D): 88dB@5V, 86dB@3V for 48kHz
 □ DR: 102dB@5V, 100dB@3V for 48kHz
 □ S/N: 102dB@5V, 100dB@3V for 48kHz
- $\hfill\square$ Sampling Rate Ranging from 4kHz to 96kHz
- ☐ Master Clock:


256fs/384fs/512fs/768fs (4kHz ~ 48kHz)

256fs/384fs (48kHz ~ 96kHz)

☐ Input level: TTL/CMOS selectable

☐ Master / Slave Mode

- ☐ Audio Interface: 24bit MSB justified / I²S selectable
- ☐ Power Supply: 2.7 ~ 5.5V
- □ Ta = $-20 \sim 85$ °C (ET), $-40 \sim 85$ °C (VT), $-40 \sim 105$ °C (KT)
- ☐ Small 16pin TSSOP Package
- ☐ AK5381 Pin-compatible






■ Ordering Guide

AK5357ET	−20 ~ +85°C	16pin TSSOP (0.65mm pitch)
AK5357VT	−40 ~ +85°C	16pin TSSOP (0.65mm pitch)
AK5357KT	$-40 \sim +105$ °C	16pin TSSOP (0.65mm pitch)
AKD5357	Evaluation Board for AK5357	7

■ Pin Layout



■ Compatibility with AK5353 and AK5381

	AK5353	AK5381	AK5357
S/(N+D)	84dB	96dB	88dB
DR	96dB	106dB	102dB
Master Mode	Not Available	Available	Available
HPF OFF	Not Available	Available	Available
TTL Level Mode	4kHz to 96kHz	4kHz to 48kHz	4kHz to 96kHz
VIH@TTL Level Mode	2.2V	2.4V	2.2V
VA (Analog Supply)	2.7 to 5.5V@fs=48kHz 4.5 to 5.5V@fs=96kHz	4.5 to 5.5V@fs=48/96kHz	2.7 to 5.5V@fs=48/96kHz
VD (Digital Supply)	4.5 to 5.5V@fs=96kHz	3.0 to 5.5V@fs=96kHz	2.7 to 5.5V@fs=96kHz
Pin #3	VREF	CKS1	CKS1
Pin #15	TTL	CKS2	CKS2
Pin #16	TST	CKS0	CKS0



PIN / FUNCTION

No.	Pin Name	I/O	Function			
1	AINR	I	Rch Analog Input Pin			
2	AINL	I	Lch Analog Input Pin			
3	CKS1	I	Mode Select 1 Pin			
4	VCOM	0	Common Voltage Output Pin, VA/2			
_	V COIVI	0	Bias voltage of ADC input.			
5	AGND	ı	Analog Ground Pin			
6	VA	-	Analog Power Supply Pin, 2.7 ~ 5.5V			
7	VD	-	Digital Power Supply Pin, 2.7 ~ 5.5V			
8	DGND	-	Digital Ground Pin			
9	SDTO	0	Audio Serial Data Output Pin			
,	9 3010		"L" Output at Power-down mode.			
10	LRCK	I/O	Output Channel Clock Pin			
10	LKCK	1/ ()	"L" Output in Master Mode at Power-down mode.			
11	MCLK	I	Master Clock Input Pin			
12	SCLK	I/O	Audio Serial Data Clock Pin			
12	BCLK	1/ ()	"L" Output in Master Mode at Power-down mode.			
13	PDN	I	Power Down Mode Pin			
	1 DIV		"H": Power up, "L": Power down			
14	DIF	I	Audio Interface Format Pin			
		1	"H": 24bit I ² S Compatible, "L": 24bit MSB justified			
15	CKS2	I	Mode Select 2 Pin			
16	CKS0	I	Mode Select 0 Pin			

Note: All digital input pins should not be left floating.

■ Handling of Unused Pin

The unused input pins should be processed appropriately as below.

Classification	Pin Name	Setting
Analog	AINL	This pin should be open.
Analog	AINR	This pin should be open.



ABSOLUTE MAXIMUM RATINGS

(AGND=DGND=0V; Note 1)

Parameter			Symbol	min	max	Units
Power Supplies:	Analog		VA	-0.3	6.0	V
	Digital		VD	-0.3	6.0	V
	AGND – DGND (Note 1)	ΔGND	-	0.3	V
Input Current, Any	Pin Except Supplies		IIN	-	±10	mA
Analog Input Volta	ge (AINL, AINR, CKS1	pins)	VINA	-0.3	VA+0.3	V
Digital Input Voltag	ge (All digital input pins e	xcept CKS1 pin)	VIND	-0.3	VD+0.3	V
		AK5357ET	Ta	-20	85	°C
Ambient Temperatu	are (powered applied)	AK5357VT	Ta	-40	85	°C
		AK5357KT	Та	-40	105	°C
Storage Temperatur	re		Tstg	-65	150	°C

Note 1. All voltages with respect to ground.

Note 2. AGND and DGND must be connected to the same analog ground plane.

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

	RECOMMENDED OPERATING CONDITIONS									
(AGND=DGND=	=0V; Note 1)									
Parameter		Symbol	min	typ	max	Units				
Power Supplies	Analog	VA	2.7	5.0	5.5	V				
(Note 3)	Digital	VD	2.7	5.0	VA	V				

Note 1. All voltages with respect to ground.

Note 3. The power up sequence between VA and VD is not critical.

WARNING: AKEMD assumes no responsibility for the usage beyond the conditions in this datasheet.



ANALOG CHARACTERISTICS

(Ta=25°C; VA=VD=5.0V; AGND=DGND=0V; fs=48kHz, 96kHz; SCLK=64fs; Signal Frequency=1kHz; 24bit Data; Measurement frequency=20Hz ~ 20kHz at fs=48kHz, 40Hz ~ 40kHz at fs=96kHz; unless otherwise specified)

Parameter			·	min	typ	max	Units
ADC Analog Input Cha	aracteristi	cs:					
Resolution						24	Bits
Invest Maltana (Mata 4)	VA=5V	fs=48kHz	AK5357ET	2.7	3.0	3.3	V
Input Voltage (Note 4)	VA-3 V	15-40KHZ	AK5357VT	2.85	3.0	3.15	Vpp
		fs=96kHz		2.7	3.0	3.3	Vpp
	VA=3V			-	1.8	-	Vpp
S/(N+D) (-1dBFS)	VA=5V	fs=48kHz		78	88		dB
		fs=96kHz		_	86		dB
	VA=3V	fs=48kHz		-	86		dB
		fs=96kHz		-	84		dB
DR (-60dBFS)	VA=5V		A-weighted	94	102		dB
		fs=96kHz		88	97		dB
	VA=3V		A-weighted	-	100		dB
		fs=96kHz		-	95		dB
S/N	VA=5V		A-weighted	94	102		dB
		fs=96kHz		88	97		dB
	VA=3V		A-weighted	-	100		dB
		fs=96kHz		-	95		dB
Input Resistance		fs=48kHz		13	20		kΩ
		fs=96kHz		9	14		kΩ
Interchannel Isolation				90	110		dB
Interchannel Gain Misma	atch				0.1	0.5	dB
Gain Drift					100	-	ppm/°C
Power Supply Rejection			(Note 5)	-	50		dB
Power Supplies							
Power Supply Current							
Normal Operation	(PDN pin	= "H")					
VA	. 1	,			11	17	mA
VD	(fs=48kH	(z)	(Note 6)		3	5	mA
VD	(fs=96kH	·	(Note 7)		6	9	mA
·	`	,	` ′		0	7	111/4
Power down mode	(PDN pin	= L)	(Note 8)		1.0	100	
VA+VD					10	100	μA

Note 4. This value is the full scale (0dB) of the input voltage. Input voltage is proportional to VA voltage. $Vin = 0.6 \times VA \text{ (Vpp)}$.

Note 5. PSR is applied to VA and VD with 1kHz, 50mVpp.

Note 6. VD=2mA@3V

Note 7. VD=4mA@3V

Note 8. All digital input pins are held VD or DGND.



FILTER CHARACTERISTICS (fs=48kHz)

 $(Ta=Tmin \sim Tmax; VA=VD=2.7 \sim 5.5V)$

Parameter		Symbol	min	typ	max	Units
ADC Digital Filter (Decimation	on LPF):					
Passband (Note 9) ±0.1dB	PB	0		18.9	kHz
	-0.2dB		-	20.0	-	kHz
	-3.0dB		-	23.0	-	kHz
Stopband	Stopband		28			kHz
Passband Ripple		PR			±0.04	dB
Stopband Attenuation		SA	68			dB
Group Delay Distortion		ΔGD		0		μs
Group Delay	(Note 10)	GD		16		1/fs
ADC Digital Filter (HPF):						
Frequency Response (Note 9)	−3dB	FR		1.0		Hz
	-0.1dB			6.5		Hz

FILTER CHARACTERISTICS (fs=96kHz)

 $(Ta=Tmin \sim Tmax; VA=VD=2.7 \sim 5.5V)$

Parameter			Symbol	min	typ	max	Units
ADC Digital Filt	er (Decimation	ı LPF):					
Passband	(Note 9)	±0.1dB	PB	0		37.8	kHz
		-0.2dB		-	40.0	-	kHz
		-3.0dB		-	46.0	-	kHz
Stopband	Stopband		SB	56			kHz
Passband Ripple			PR			±0.04	dB
Stopband Attenua	tion		SA	68			dB
Group Delay Dist	ortion		ΔGD		0		μs
Group Delay		(Note 10)	GD		16		1/fs
ADC Digital Filt	er (HPF):						
Frequency Respon	nse (Note 9)	−3dB	FR		2.0		Hz
		-0.1dB			13.0		Hz

Note 9. The passband and stopband frequencies scale with fs. For example, PB=18.9kHz@ ± 0.1 dB is $0.39375 \times fs$.

Note 10. The calculated delay time induced by digital filtering. This time is from the input of an analog signal to the setting of 24bit data both channels to the ADC output register for ADC.



DC CHARACTERISTICS (CMOS Level Mode)

 $(Ta=Tmin \sim Tmax; VA=VD=2.7 \sim 5.5V)$

Parameter		Symbol	min	typ	max	Units
High-Level Input Voltage		VIH	70%VD	-	-	V
Low-Level Input Voltage		VIL	-	-	30%VD	V
High-Level Output Voltage	(Iout=-1mA)	VOH	VD-0.5	-	-	V
Low-Level Output Voltage	(Iout=1mA)	VOL	-	-	0.5	V
Input Leakage Current		Iin	-	-	±10	μΑ

DC CHARACTERISTICS (TTL Level Mode)

(Ta=Tmin ~ Tmax; $VA=VD=4.5 \sim 5.5V$)

Parameter		Symbol	min	typ	max	Units
High-Level Input Voltage	(CKS2-0 pins)	VIH	70%VD	-	-	V
(All pins ex	cept CKS2-0 pins)	VIH	2.2	-	-	V
Low-Level Input Voltage	(CKS2-0 pins)	VIL	-	-	30%VD	V
(All pins ex	cept CKS2-0 pins)	VIL	-	-	0.8	V
High-Level Output Voltage	(Iout=-1mA)	VOH	VD-0.5	-	_	V
Low-Level Output Voltage	(Iout=1mA)	VOL	-	-	0.5	V
Input Leakage Current		Iin	-	-	±10	μΑ



SWITCHING CHARACTERISTICS

 $(Ta=Tmin \sim Tmax; VA=VD=2.7 \sim 5.5V; C_L=20pF)$

Parameter	Symbol	min	typ	max	Units
Master Clock Timing					
Frequency	fCLK	1.024		36.864	MHz
Pulse Width Low	tCLKL	0.4/fCLK			ns
Pulse Width High	tCLKH	0.4/fCLK			ns
LRCK Frequency	fs	4		96	kHz
Duty Cycle Slave mode		45		55	%
Master mode			50		%
Audio Interface Timing					
Slave mode					
SCLK Period	tSCK	160			ns
SCLK Pulse Width Low	tSCKL	65			ns
Pulse Width High	tSCKH	65			ns
LRCK Edge to SCLK "\" (Note	11) tLRSH	30			ns
SCLK "↑" to LRCK Edge (Note	11) tSHLR	30			ns
LRCK to SDTO (MSB) (Except I ² S mode)	tLRS			35	ns
SCLK "↓" to SDTO	tSSD			35	ns
Master mode					
SCLK Frequency	fSCK		64fs		Hz
SCLK Duty	dSCK		50		%
SCLK "↓" to LRCK	tMSLR	-20		20	ns
SCLK "↓" to SDTO	tSSD	-20		35	ns
Reset Timing					
PDN Pulse Width (Note	12) tPD	150			ns
PDN "↑" to SDTO valid at Slave Mode (Note			4132		1/fs
PDN "\" to SDTO valid at Master Mode (Note	13) tPDV		4129		1/fs


Note 11. SCLK rising edge must not occur at the same time as LRCK edge.


Note 12. The AK5357 can be reset by bringing the PDN pin = "L".

Note 13. This cycle is the number of LRCK rising edges from the PDN pin = "H".




■ Timing Diagram






Audio Interface Timing (Slave mode)





Audio Interface Timing (Master mode)



Power Down & Reset Timing

OPERATION OVERVIEW

■ System Clock

MCLK (256fs/384fs/512fs), SCLK and LRCK (fs) clocks are required in slave mode. The LRCK clock input must be synchronized with MCLK, however the phase is not critical. Table 1 shows the relationship of typical sampling frequency and the system clock frequency, MCLK frequency, SCLK frequency, HPF (ON or OFF), the input level (CMOS or TTL) and master/slave are selected by CKS2-0 pins as shown in Table 2.

All external clocks (MCLK, SCLK and LRCK) must be present unless the PDN pin = "L". If these clocks are not provided, the AK5357 may draw excess current due to its use of internal dynamically refreshed logic. If the external clocks are not present, place the AK5357 in power-down mode (PDN pin = "L"). In master mode, the master clock (MCLK) must be provided unless the PDN pin = "L".

fs	MCLK					
15	256fs	384fs	512fs	768fs		
32kHz	8.192MHz	12.288MHz	16.384MHz	24.576MHz		
44.1kHz	11.2896MHz	16.9344MHz	22.5792MHz	33.8688MHz		
48kHz	12.288MHz	18.432MHz	24.576MHz	36.864MHz		
96kHz	24.576MHz	36.864MHz	N/A	N/A		

Table 1. System Clock Example (N/A: Not available)

CKS2	CKS1	CKS0	Input Level	HPF	Master/Slave	MCLK	SCLK
L	L	L	CMOS	ON	Slave	256/384fs (~ 96kHz) 512/768fs (~ 48kHz)	≥ 48fs or 32fs
L	L	Н	CMOS	OFF	Slave	256/384fs (~ 96kHz) 512/768fs (~ 48kHz)	≥ 48fs or 32fs
L	Н	L	CMOS	ON	Master	256fs (~ 96kHz)	64fs
L	Н	Н	CMOS	ON	Master	512fs (~ 48kHz)	64fs
Н	L	L	TTL	ON	Slave	256/384fs (~ 96kHz) 512/768fs (~ 48kHz)	≥ 48fs or 32fs
Н	L	Н	Reserved				
Н	Н	L	CMOS	ON	Master	384fs (~ 96kHz)	64fs
Н	Н	Н	CMOS	ON	Master	768fs (~ 48kHz)	64fs

Table 2. Mode Select

Note: SDTO outputs 16bit data at SCLK=32fs.

■ Audio Interface Format

Two kinds of data formats can be chosen with the DIF pin (Table 3). In both modes, the serial data is in MSB first, 2's compliment format. The SDTO is clocked out on the falling edge of SCLK. The audio interface supports both master and slave modes. In master mode, SCLK and LRCK are output with the SCLK frequency fixed to 64fs and the LRCK frequency fixed to 1fs.

Mode	DIF pin	SDTO	LRCK	SCLK	Figure
0	L	24bit, MSB justified	H/L	≥ 48fs or 32fs	Figure 1
1	Н	24bit, I ² S Compatible	L/H	≥ 48fs or 32fs	Figure 2

Table 3. Audio Interface Format







Figure 1. Mode 0 Timing



■ Digital High Pass Filter


The ADC has a digital high pass filter for DC offset cancellation. The cut-off frequency of the HPF is 1.0Hz (@fs=48kHz) and scales with sampling rate (fs).

HPF is controlled by CKS2-0 pins (Table 2). If HPF setting (ON/OFF) is changed when the AK5357 is in operation, click noise occurs by changing DC offset. It is recommended that HPF setting is changed when the PDN pin = "L".



■ Power down

The AK5357 is placed in the power-down mode by bringing the PDN pin "L" and the digital filter is also reset at the same time. This reset should always be executed after power-up. In the power-down mode, the VCOM is the same voltage as AGND. An analog initialization cycle starts after exiting the power-down mode. Therefore, the output data SDTO becomes available after 4129 cycles of LRCK clock in master mode or 4132 cycles of LRCK clock in slave mode. During initialization, the ADC digital output data of both channels are forced to a 2's complement "0". The ADC outputs settle in the value corresponding to the input signals after the initialization was completed (Settling approximately takes the group delay time).



Notes:

- (1) 4132/fs in slave mode and 4129/fs in master mode.
- (2) Digital output corresponding to analog input has the group delay (GD).
- (3) A/D output is "0" data at the power-down state.
- (4) When the external clocks (MCLK, SCLK, LRCK) are stopped, the AK5357 should be in the power-down state.


Figure 3. Power-down/up sequence example

■ System Reset

The AK5357 should be reset once by bringing the PDN pin "L" after power-up. In slave mode, the internal timing starts clocking by the rising edge (falling edge at mode 1) of LRCK after exiting from reset and power down state by MCLK. The AK5357 is power down state until LRCK is input. In master mode, the internal timing starts when MCLK is input.

SYSTEM DESIGN

Figure 4 shows the system connection diagram. The evaluation board demonstrates application circuits, the optimum layout, power supply arrangements and measurement results.



Note:

- AGND and DGND of the AK5357 should be distributed separately from the ground of external digital devices (MPU, DSP etc.).
- All digital input pins should not be left floating.
- The CKS1 pin should be connected to VA or AGND.

Figure 4. Typical Connection Diagram




Figure 5. Ground Layout

Note:

- AGND and DGND must be connected to the same analog ground plane.





1. Grounding and Power Supply Decoupling

The AK5357 requires careful attention to power supply and grounding arrangements. Alternatively if VA and VD are supplied separately, the power up sequence is not critical. **AGND and DGND of the AK5357 must be connected to analog ground plane.** System analog ground and digital ground should be connected together near to where the supplies are brought onto the printed circuit board. Decoupling capacitors should be as near to the AK5357 as possible, with the small value ceramic capacitor being the nearest.

2. Voltage Reference

The voltage input to VA sets the analog input range. VCOM are 50%VA and normally connected to AGND with a 0.1μ F ceramic capacitor. A ceramic capacitor 0.47μ F attached to VCOM pin eliminates the effects of high frequency noise. No load current may be drawn from these pins. All signals, especially clocks, should be kept away from the VCOM pin in order to avoid unwanted coupling into the AK5357.

3. Analog Inputs


The ADC inputs are single-ended and internally biased to the common voltage (50%VA) with $20k\Omega$ (typ@fs=48kHz) resistance. The input signal range scales with the supply voltage and nominally 0.6xVA Vpp (typ). The ADC output data format is 2's complement. The DC offset is removed by the internal HPF.


The AK5357 samples the analog inputs at 64fs. The digital filter rejects noise above the stop band except for multiples of 64fs. The AK5357 includes an anti-aliasing filter (RC filter) to attenuate a noise around 64fs.




PACKAGE


16pin TSSOP (Unit: mm)






Detail A







■ Material & Lead finish


Package molding compound: Epoxy Lead frame material: Cu

Lead frame surface treatment: Solder (Pb free) plate





MARKING (AK5357ET)




- 1) Pin #1 indication
- 2) Date Code: XXYYY (5 digits)

XX: Lot# YYY: Date Code

3) Marketing Code: 5357ET



MARKING (AK5357VT)



Pin #1 indication 4)

6)


Date Code: XXYYY (5 digits) 5)

XX: Lot# YYY: Date Code Marketing Code: 5357VT





MARKING (AK5357KT)



7) Pin #1 indication

9)

8) Date Code: XXYYY (5 digits)

XX: Lot# YYY: Date Code Marketing Code : 5357KT





REVISION HISTORY

Date (YY/MM/DD)	Revision	Reason	Page	Contents
04/2/24	00	First Edition		
06/01/11	01	Specification Addition	P.2	Ordering Guide AK5357ET was added.
			P.18	MARKING AK5357ET was added.
07/11/22	02	Specification Change	P5	ANALOG CHARACTERISTICS of AK5357VT Input Voltage VA=5V; fs=48kHz 2.7V(min) →2.85V(min) 3.3V(max) → 3.15V(max)
09/03/27	03	Product Addition		AK5357KT (-40 \sim 105°C) was added.

IMPORTANT NOTICE

- These products and their specifications are subject to change without notice.
 When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei EMD Corporation (AKEMD) or authorized distributors as to current status of the products.
- AKEMD assumes no liability for infringement of any patent, intellectual property, or other rights in the application or
 use of any information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official
 approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange,
 or strategic materials.
- AKEMD products are neither intended nor authorized for use as critical components_{Note1} in any safety, life support, or other hazard related device or system_{Note2}, and AKEMD assumes no responsibility for such use, except for the use approved with the express written consent by Representative Director of AKEMD. As used here:
 - Note1) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
 - Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
- It is the responsibility of the buyer or distributor of AKEMD products, who distributes, disposes of, or otherwise
 places the product with a third party, to notify such third party in advance of the above content and conditions, and the
 buyer or distributor agrees to assume any and all responsibility and liability for and hold AKEMD harmless from any
 and all claims arising from the use of said product in the absence of such notification.