



SLUSBN5 -AUGUST 2013

High-Performance 12-A Single Synchronous Step-Down Converter

FEATURES

www.ti.com

- Wide-Conversion Input Voltage Range: 1.5 V to 22 V
- Wide VDD Input Voltage: 4.5V to 25 V
- Output Voltage Range: 0.6 V to 5.5 V
- Integrated Power MOSFETs with 12-A Continuous Output Current
- Supports All Ceramic Output Capacitors
- Reference Voltage 600 mV ±0.5% Tolerance
- Built-in 5-V LDO
- D-CAP3™ Mode with 100-ns Load-Step Response
- Auto-Skip Eco-mode™ for Light-Load Efficiency
- FCCM for Tight Output Ripple and Voltage Requirement
- Adaptive On-Time Control Architecture with Eight Selectable Frequency Settings
- Thermal Shutdown
- Pre-Charged Startup Capability
- Built-in Output Discharge
- Open-Drain Power-Good Output
- Integrated Boost Switch
- Built-in Protection: Overvoltage, Undervoltage, Overcurrent
- 3,5-mm × 4,5-mm 28-Pin, QFN Package

APPLICATIONS


- Server and Cloud-Computing POLs
- I/O Supplies
- Printers
- Telecoms

DESCRIPTION

The TPS53515 is a small-sized, single-buck converter with adaptive, on-time D-CAP3 mode control. The device offers ease-of-use and low external-component count for space-conscious power systems.

This device features high-performance integrated MOSFETs, accurate 0.5% 0.6-V reference, and integrated boost switch. Competitive features include very-low external-component count, fast load-transient response, auto-skip mode operation, internal soft-start control, and no requirement for compensation

The conversion input voltage ranges from 1.5 V to 22 V. The VDD input voltage ranges from 4.5 V to 25 V. The output voltage ranges from 0.6V to 5.5 V. The TPS53515 is available in a 28-pin QFN package and is specified from -40° C to $+85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. D-CAP3, Eco-mode are trademarks of Texas Instruments.



SLUSBN5 - AUGUST 2013

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			VALUE	VALUE		
			MIN	MAX		
	EN		-0.3	7.7		
	0.14	DC	-3	30		
	SW	Transient < 10 nS	-5	32		
	VBST		-0.3	36		
Input voltage range ⁽²⁾	VBST ⁽³⁾		-0.3	6	V	
	VBST when	transient < 10 nS		38		
	VDD		-0.3	28		
	VIN		-0.3	30		
	VO, FB, MODE, RF		-0.3	6		
	PGOOD	PGOOD		7.7	N/	
Output voltage range	VREG, TRIF	VREG, TRIP		6	V	
Tanana anatuna	Junction, T _J	Junction, T _J		150	°C	
Temperature	Storage, T _{st}]	-55	150	°C	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

(2) All voltages are with respect to network ground terminal.

(3) Voltage values are with respect to the SW terminal.

THERMAL INFORMATION

		TPS53515	
	THERMAL METRIC ⁽¹⁾	RVE	UNITS
		28 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	37.5	
θ _{JCtop}	Junction-to-case (top) thermal resistance ⁽³⁾	34.1	
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	18.1	8 0 AA
Ψ _{JT}	Junction-to-top characterization parameter ⁽⁵⁾	1.8	°C/W
Ψ _{JB}	Junction-to-board characterization parameter ⁽⁶⁾	18.1	
θ _{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	2.2	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	EN	-0.1	7	
	SW	-3	27	
	VBST	-0.1	28	
Input voltage range	VBST ⁽¹⁾	-0.1	5.5	V
	VDD	4.5	25	
	VIN	1.5	18	
	VO, FB, MODE, RF	-0.1	5.5	
Output voltage range	PGOOD	-0.1	7	V
	VREG, TRIP	-0.1	5.5	v
T _A	Operating free-air temperature	-40	85	°C

(1) Voltage values are with respect to the SW pin.

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, VREG = 5 V, EN = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT		1			
I _{VDD}	VDD bias current T _A = 25°C, No load Power conversion enabled (no switching			1350	1850	μA
I _{VDDSTBY}	VDD standby current	standby current T _A = 25°C, No load Power conversion disabled			1150	μA
I _{VIN(leak)}	VIN leakage current	V _{EN} = 0 V			0.5	μA
VREF OU	TPUT					
V _{VREF}	Reference voltage	FB w/r/t GND, $T_A = 25^{\circ}C$	597	600	603	mV
M	Deference veltage teleronce	FB w/r/t GND, $T_J = 0^{\circ}C$ to $85^{\circ}C$	-0.7%		1.0%	
V _{VREFTOL}	Reference voltage tolerance	FB w/r/t GND, $T_J = -40^{\circ}C$ to $85^{\circ}C$	-1%		1%	
OUTPUT	VOLTAGE	· · · · · · · · · · · · · · · · · · ·				
I _{FB}	FB input current	V _{FB} = 600 mV		50	100	nA
IVODIS	VO discharge current	V_{VO} = 0.5 V, Power Conversion Disabled	10	12	15	mA
SMPS FR	EQUENCY					
		V_{IN} = 12 V, V_{VO} = 3.3 V, R_{DR} < 0.041		250		
		V_{IN} = 12 V, V_{VO} = 3.3 V, R_{DR} = 0.096		300		
		V_{IN} = 12 V, V_{VO} = 3.3 V, R_{DR} = 0.16		400		
£	\mathcal{M} or with the interpretation \mathcal{M}	V_{IN} = 12 V, V_{VO} = 3.3 V, R_{DR} = 0.229		500		kHz
f _{SW}	VO switching frequency ⁽¹⁾	V_{IN} = 12 V, V_{VO} = 3.3 V, R_{DR} = 0.297		600		KHZ
		V_{IN} = 12 V, V_{VO} = 3.3 V, R_{DR} = 0.375		750		
		V _{IN} = 12 V, V _{VO} = 3.3 V, R _{DR} = 0.461 850				
		V_{IN} = 12 V, V_{VO} = 3.3 V, R_{DR} > 0.557		1000		
t _{ON(min)}	Minimum on-time	$T_{A} = 25^{\circ}C^{(2)}$		60		ns
t _{OFF(min)}	Minimum off-time	T _A = 25°C	175	240	310	ns
INTERNA	L BOOTSTRAP SW	· · · · · · · · · · · · · · · · · · ·				
V _F	Forward Voltage	$V_{VREG-VBST}$, $T_A = 25^{\circ}C$, $I_F = 10 \text{ mA}$		0.15	0.25	V
I _{VBST}	VBST leakage current	T _A = 25°C, V _{VBST} = 33 V, V _{SW} = 28 V		0.01	1.5	μA

Resistor divider ratio (R_{DR}) is described in Equation 1. Specified by design. Not production tested. (1)

(2)

SLUSBN5 - AUGUST 2013

www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range. VREG = 5 V. EN = 5 V (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	RESHOLD	1					
V _{ENH}	EN enable threshold voltage		1.3	1.4	1.5	V	
V _{ENL}	EN disable threshold voltage		1.1	1.2	1.3	V	
V _{ENHYST}	EN hysteresis voltage			0.22		V	
V _{ENLEAK}	EN input leakage current		-1	0	1	μA	
SOFT STA	RT		-				
t _{SS}	Soft-start time ⁽³⁾			1		ms	
PGOOD CO	OMPARATOR		-				
		PGOOD in from higher	104%	108%	111%		
N/		PGOOD in from lower	89%	92%	96%		
V _{PGTH}	VDDQ PGOOD threshold	PGOOD out to higher	113%	116%	120%		
		PGOOD out to lower	80%	84%	87%		
I _{PG}	PGOOD sink current	V _{PGOOD} = 0.5 V	4	6		mA	
		Delay tolerance for PGOOD going in	-20%		20%		
t _{PGDLY}	PGOOD delay time	Delay for PGOOD coming out		2		μs	
I _{PGLK}	PGOOD leakage current	V _{PGOOD} = 5 V	-1	0	1	μA	
	DETECTION				·		
R _{TRIP}	TRIP pin resistance range		20		70	kΩ	
I _{OCL}		R _{TRIP} = 52.3 kΩ	10.1	12.0	13.9	А	
	Current limit threshold, valley	R _{TRIP} = 38 kΩ	7.2	9.1	11.0		
I _{OCLN}	Negative current limit threshold,	R _{TRIP} = 52.3 kΩ	-15.3	-11.9	-8.5	•	
	valley	R _{TRIP} = 38 kΩ	-12	-9	-6	A	
V _{ZC}	Zero cross detection offset			0		mV	
PROTECTI	ONS						
.,	VREG undervoltage-lockout	Wake-up	3.25	3.34	3.41		
V _{VREGUVLO}	(UVLO) threshold voltage	Shutdown	3.05	3.12	3.19	V	
、 <i>,</i>		Wake-up (default)	4.2	4.3	4.4		
V _{VDDUVLO}	VDD UVLO threshold voltage	Shutdown	4	4.03	4.16	V	
V _{OVP}	Overvoltage-protection (OVP) threshold voltage	OVP detect voltage	116%	120%	124%		
t _{OVPDLY}	OVP propagation delay	With 100-mV overdrive		300		ns	
V _{UVP}	Undervoltage-protection (UVP) threshold voltage	UVP detect voltage	64%	68%	71%		
t _{UVPDLY}	UVP delay	UVP filter delay		1		ms	
THERMAL	SHUTDOWN						
т	Thermal shutdown threshold ⁽⁴⁾	Shutdown temperature		140		°C	
T _{SDN}		Hysteresis		40		-0	
	AGE						
V _{REG}	LDO output voltage	V _{IN} = 12 V, I _{LOAD} = 10 mA	4.65	5	5.45	V	
V _{DOVREG}	LDO low droop drop-out voltage	$V_{IN} = 4.5 \text{ V}, I_{LOAD} = 30 \text{ mA}, T_A = 25^{\circ}\text{C}$			365	mV	
I _{LDOMAX}	LDO over-current limit	V _{IN} = 12 V, T _A = 25°C	170	200		mA	
	MOSFETS				L. L		
R _{DS(on)H}	High-side MOSFET on-resistance			13.8	18	mΩ	
R _{DS(on)L}	Low-side MOSFET on-resistance			5.9	8	mΩ	





SLUSBN5 -AUGUST 2013

DEVICE INFORMATION



PIN DESCRIPTIONS

PIN		1/O ⁽¹⁾						
NAME	NO.	1/0(1)	DESCRIPTION					
EN	3	I	The enable pin turns on the DC-DC switching converter.					
FB	23	I	V _{OUT} feedback input. Connect this pin to a resistor divider between the VOUT pin and GND.					
GND 22 G		G	This pin is the ground of internal analog circuitry and driver circuitry. Connect GND to the PGND plane with a short trace (For example, connect this pin to the thermal pad with a single trace and connect the thermal pad to PGND pins and PGND plane).					
GND1	27	G	Connect this pin to ground. GND1 is the input of unused internal circuitry and must connect to ground.					
GND2	28	G	Connect this pin to ground. GND2 is the input of unused internal circuitry and must connect to ground.					
MODE	21	I	The MODE pin sets the forced continuous-conduction mode (FCCM) or Skip-mode operation. It also selects the ramp coefficient of D-CAP3 mode.					
	5		Nationnacted These nine are floating internally					
NC18			Not connected. These pins are floating internally.					
DNC	26	0	Do not connect. This pin is the output of unused internal circuitry and must be floating.					
	10							
	11							
PGND	12	G	These ground pins are connected to the return of the internal low-side MOSFET.					
	13							
	14							
PGOOD	2	0	Open-drain power-good status signal which provides startup delay after the FB voltage falls within the specified limits. After the FB voltage moves outside the specified limits, PGOOD goes low within 2 µs.					
RF	1	I	RF is the SW-frequency configuration pin. Connect this pin to a resistor divider between VREG and GND to program different SW frequency settings.					
	6							
014/	7		SW is the output switching terminal of the power converter. Connect this pin to the output inductor.					
SW	8	B						
	9							

(1) I = Input, O = Output, B = Bidirectional, P = Supply, G = Ground

TEXAS INSTRUMENTS

www.ti.com

SLUSBN5 -AUGUST 2013

PIN DESCRIPTIONS (continued)


PIN vo(1		I/O ⁽¹⁾	DESCRIPTION				
NAME	NO.	100	DESCRIPTION				
TRIP	25	I/O	TRIP is the OCL detection threshold setting pin. $I_{TRIP} = 10 \ \mu$ A at room temp, 3000 ppm/°C current is sourced and sets the OCL trip voltage. See the Current Sense and Overcurrent Protection section for detailed OCP setting.				
VBST 4 P		Р	VBST is the supply rail for the high-side gate driver (boost terminal). Connect the bootstrap capacitor from this pin to the SW node. Internally connected to VREG via bootstrap PMOS switch.				
VDD	19	Р	Power-supply input pin for controller. Input of the VREG LDO. The input range is from 4.5 to 25 V.				
	15						
VIN	16	Р	VIN is the conversion power-supply input pins.				
	17						
VREG	20	0	VREG is the 5-V LDO output. This voltage supplies the internal circuitry and gate driver.				
VO	24	Ι	VOUT voltage input to the controller.				



SLUSBN5 -AUGUST 2013

www.ti.com

BLOCK DIAGRAM



SLUSBN5 -AUGUST 2013

www.ti.com

APPLICATION CIRCUIT DIAGRAM




Figure 1. Typical Application Circuit Diagram





SLUSBN5 -AUGUST 2013

www.ti.com

TYPICAL CHARACTERISTICS






Figure 7. Output Voltage vs. Output Current

SLUSBN5 -AUGUST 2013

TYPICAL CHARACTERISTICS (continued) 1.3 1.3 $f_{SW} = 500 \text{ KHz}$ $V_{DD} = 5 \text{ V}$ $T_A = 25 \text{°C}$ $f_{SW} = 1 \text{ MHz}$ $V_{DD} = 5 V$ $T_A = 25^{\circ}C$ $L_{OUT} = 1 \ \mu H$ $L_{OUT} = 1 \ \mu H$ 1.25 1.25 Mode = FCCM Mode = FCCM V_{OUT} = 1.2 V V_{OUT} = 1.2 V V_{out} (V) V_{OUT} (V) 1.2 1.2 1.15 1.15 $V_{IN} = \overline{5 V}$ $V_{IN} = \overline{5 V}$ V_{IN} = 12 V V_{IN} = 12 V V_{IN} = 18 V V_{IN} = 18 V 1.1 1.1 2 6 2 6 0 10 12 0 8 12 4 8 4 10 Output Current (A) Output Current (A) Figure 8. Output Voltage vs. Output Current Figure 9. Output Voltage vs. Output Current 1200 600 f_{SW} = 500 kHz V_{DD} = 5 V $V_{IN} = 12 \text{ V}, V_{DD} = 5 \text{ V}, T_A = 25 \text{°C}$ $L_{OUT} = 1 \text{ }\mu\text{H}, \text{ Mode} = \text{FCCM}, V_{OUT} = 1.2 \text{ V}$ $V_{\text{DD}} = 3.0 \text{ V}$ $V_{\text{OUT}} = 1.2 \text{ V}$ $T_{\text{A}} = 25^{\circ}\text{C}$ $L_{\text{OUT}} = 1 \mu\text{H}$ 1000 550 Frequency (KHz) Frequency (KHz) $f_{SW} = 250 \text{ KHz}$ Mode = FCCM 800 f_{SW} = 500 KHz 500 f_{SW} = 1 MHz 600 450 $V_{IN} = 5 V$ 400 V_{IN} = 12 V V_{IN} = 18 V 200 400 1 2 3 4 5 6 7 8 9 10 11 12 1 2 3 4 5 6 7 8 9 10 11 12 Output Current (A) Output Current (A) Figure 10. Switching Frequency vs. Output Current Figure 11. Switching Frequency vs. Output Current 100 100 Ambient Temperature (°C) Ambient Temperature (°C) 85 85 70 70 55 55 $V_{IN} = V_{DD} = 18 V$ $V_{IN} = V_{DD} = 18 V$ V_{OUT} = 1.2 V $V_{OUT} = 5 V$ 40 40 f_{SW} = 1 MHz f_{SW} = 1 MHz $L_{OUT} = 1 \ \mu H$ L_{OUT} = 1 μH 25 25 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1 1 Output Current (A) Output Current (A)

Figure 13. Safe Operating Area, V_{OUT} = 5 V

Figure 12. Safe Operating Area, V_{OUT} = 1.2 V



www.ti.com



SLUSBN5 - AUGUST 2013



TYPICAL CHARACTERISTICS (continued)




Figure 14. Auto-Skip Steady-State Operation

Figure 15. FCCM Steady-State Operation





Figure 16. Auto-Skip Steady-State Operation







Figure 18. Auto-Skip Steady-State Operation

Figure 19. FCCM Steady-State Operation

// Texas INSTRUMENTS

SLUSBN5 -AUGUST 2013





TPS53515

SLUSBN5 -AUGUST 2013



Figure 30. Pre-Bias Operation

Figure 31. Overvoltage Protection



SLUSBN5 -AUGUST 2013

TYPICAL CHARACTERISTICS (continued)




Figure 32. Overcurrent Protection

www.ti.com



APPLICATION INFORMATION

General Description

The TPS53515 is a high-efficiency, single-channel, synchronous-buck converter. The device suits low-output voltage point-of-load applications with 12-A or lower output current in computing and similar digital consumer applications. The TPS53515 features proprietary D-CAP3 mode control combined with adaptive on-time architecture. This combination builds modern low-duty-ratio and ultra-fast load-step-response DC-DC converters in an ideal fashion. The output voltage ranges from 0.6 V to 5.5 V. The conversion input voltage ranges from 1.5 V to 22 V and the VDD input voltage ranges from 4.5 V to 25 V. The D-CAP3 mode uses emulated current information to control the modulation. An advantage of this control scheme is that it does not require a phase-compensation network outside which makes the device easy-to-use and also allows low-external component count. Adaptive on-time control tracks the preset switching frequency over a wide range of input and output voltage while increasing switching frequency as needed during load-step transient.

Frequency Selection

TPS53515 allows users to select the switching frequency by using the RF pin. Table 1 lists the divider ratio and some example resistor values for the switching frequency selection. The 1% tolerance resistors with a typical temperature coefficient of ±100 ppm/°C are recommended. If the design requires a tighter noise margin for more reliable SW-frequency detection, use higher performance resistors.

SWITCHING	RESISTOR	EXAMPLE RF FREQUENCY COMBINATIONS				
FREQUENCY (f _{SW}) (kHz)	DIVIDER RATIO ⁽¹⁾ (R _{DR})	R _{RF_H} (kΩ)	R _{RF_L} (kΩ)			
1000	> 0.557	1	300			
850	0.461	180	154			
750	0.375	200	120			
600	0.297	249	105			
500	0.229	240	71.5			
400	0.16	249	47.5			
300	0.096	255	27			
250	< 0.041	270	11.5			

Table 1. Switching Frequency Selection

(1) Resistor divider ratio (R_{DR}) is described in Equation 1.

$$\mathsf{R}_{\mathsf{DR}} = \frac{\mathsf{R}_{\mathsf{RF}_\mathsf{L}}}{\left(\mathsf{R}_{\mathsf{RF}_\mathsf{L}} + \mathsf{R}_{\mathsf{RF}_\mathsf{H}}\right)}$$

where

- $R_{RF L}$ is the low-side resistance of the RF pin resistor divider
- R_{RF H} is the high-side resistance of the RF pin resistor divider

(1)

D-CAP3 Control and Mode Selection





Figure 33. Internal RAMP Generation Circuit

The TPS53515 uses D-CAP3 mode control to achieve fast load transient while maintaining the ease-of-use feature. An internal RAMP is generated and fed to the VFB pin to reduce jitter and maintain stability. The amplitude of the ramp is determined by the R-C time-constant as shown in Figure 33. At different switching frequencies, (f_{SW}) the R-C time-constant varies to maintain relatively constant RAMP amplitude.

Select a MODE pin configuration as shown in Table 2 to double the R-C time-constant option. The MODE pin also selects Skip-mode or FCCM-mode operation.

D-CAP3 Mode

From small-signal loop analysis, a buck converter using the D-CAP3 mode control architecture can be simplified as shown in Figure 34.





The D-CAP3 control architecture in TPS53515 includes an internal ripple generation network enabling the use of very low-ESR output capacitors such as multi-layer ceramic capacitors (MLCC). No external current sensing networks or compensators are required with D-CAP3 control architecture in order to simplify the power supply design. The role of the internal ripple generation network is to emulate the ripple component of the inductor current information and then combine it with the voltage feedback signal. The 0-dB frequency of the D-CAP3 architecture can be approximated as shown in Equation 2.

$$f_{0} = \frac{R_{C1} \times C_{C1} \times 0.6 \times (0.67 + D)}{2\pi \times G \times L_{X} \times C_{OUT} \times V_{OUT}}$$

where

- G is gain of the amplifier which amplifies the ripple current information generated by the network
- D is the duty ratio

(2)



The typical G value is 0.25. The $R_{C1}C_{C1}$ time constant value varies according to the selected switching frequency as shown in Table 2

In order to secure enough phase margin, consider that f_0 should be lower than 1/3 of the switching frequency, but is also higher than 5 times the f_{C2} as shown in Equation 3.

$$5 \times f_{C2} \le f_0 \le \frac{f_{SW}}{3}$$

where


f_{C2} is determined by the internal network of R_{C2} and C_{C2} (2.7 kHz typ)

(3)

This example describes a DC-DC converter with an input voltage range of 12-V and an output voltage of 1.2-V. If the switching frequency is 500 kHz and the inductor is given as 1 uH, then C_{OUT} should be larger than 80 μ F, and also be smaller than 1.7 mF based on the design requirements. The characteristics of the capacitors should be also taken into considerations. For MLCC, use X5R or better dielectric and take into account derating of the capacitance by both DC bias and AC bias. When derating by DC bias and AC bias are 80% and 50%, respectively, the effective derating is 40% because 0.8 x 0.5 = 0.4. The capacitance of specialty polymer capacitors may change depending on the operating frequency. Consult capacitor manufacturers for specific characteristics.




Sample and Hold Circuitry





The sample and hold circuitry is the difference between D-CAP3 and D-CAP2. The sample and hold circuitry, which is a advance control scheme to boost output voltage accuracy higher on the TPS53515, is one of features of the TPS53515. The sample and hold circuitry generates a new DC voltage of CSN instead of the voltage which is produced by R_{C2} and C_{C2} which allows for tight output-voltage accuracy and makes the TPS53515 more competitive.





SLUSBN5 -AUGUST 2013

TPS53515




Figure 40. Output Voltage vs Output Current



MODE SELECTION	ACTION	R _{MODE} (kΩ)	R-C TIME CONSTANT (μs)	SWITCHING FREQUENCIES f _{SW} (kHz)		CIES
			60	250	and	300
		0	50	400	and	500
		0	40	600	and	750
Skin Modo	Pull down to GND		30	850	and	1000
Skip Mode	Full down to GND		120	250	and	300
		150	100	400	and	500
		150	80	600	and	750
			60	850	and	1000
			60	250	and	300
	Connect to	20	50	400	and	500
			40	600	and	750
FCCM ⁽¹⁾			30	850	and	1000
FCCIWI V	PGOOD		120	250	and	300
		150	100	400	and	500
			80	600	and	750
			60	850	and	1000
			120	250	and	300
FCCM		0	100	400	and	500
FCCM	Connect to VREG		80	600	and	750
			60	850	and	1000



(1) Device goes into Forced CCM (FCCM) after PGOOD becomes high.

Auto-Skip Eco-mode[™] Light Load Operation

While the MODE pin is pulled to GND directly or via 150-k Ω resistor, the TPS53515 automatically reduces the switching frequency at light-load conditions to maintain high efficiency. This section describes the operation in detail.

SLUSBN5 -AUGUST 2013



www.ti.com

As the output current decreases from heavy load condition, the inductor current also decreases until the rippled valley of the inductor current touches zero level. Zero level is the boundary between the continuous-conduction and discontinuous-conduction modes. The synchronous MOSFET turns off when this zero inductor current is detected. As the load current decreases further, the converter runs into discontinuous-conduction mode (DCM). The on-time is maintained to a level approximately the same as during continuous-conduction mode operation so that discharging the output capacitor with a smaller load current to the level of the reference voltage requires more time. The transition point to the light-load operation $I_{O(LL)}$ (for example: the threshold between continuous-and discontinuous-conduction mode) is calculated as shown in Equation 4.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$

where

• f_{SW} is the PWM switching frequency

Using only ceramic capacitors is recommended for Auto-skip mode.

Adaptive Zero-Crossing

The TPS53515 uses an adaptive zero-crossing circuit to perform optimization of the zero inductor-current detection during skip-mode operation. This function allows ideal low-side MOSFET turn-off timing. The function also compensates the inherent offset voltage of the Z-C comparator and delay time of the Z-C detection circuit. Adaptive zero-crossing prevents SW-node swing-up caused by too-late detection and minimizes diode conduction period caused by too-early detection. As a result, the device delivers better light-load efficiency.

Forced Continuous-Conduction Mode

When the MODE pin is tied to the PGOOD pin through a resistor, the controller operates in continuous conduction mode (CCM) during light-load conditions. During CCM, the switching frequency maintained to an amost constant level over the entire load range which is suitable for applications requiring tight control of the switching frequency at the cost of lower efficiency.

Power-Good

The TPS53515 has power-good output that indicates high when switcher output is within the target. The powergood function is activated after the soft-start operation is complete. If the output voltage becomes within $\pm 8\%$ of the target value, internal comparators detect the power-good state and the power-good signal becomes high after a 1-ms internal delay. If the output voltage goes outside of $\pm 16\%$ of the target value, the power-good signal becomes low after a 2-µs internal delay. The power-good output is an open-drain output and must be pulled-up externally.

Current Sense and Overcurrent Protection

The TPS53515 has cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the OFF state and the controller maintains the OFF state during the period that the inductor current is larger than the overcurrent trip level. In order to provide good accuracy and a cost-effective solution, the TPS53515 supports temperature compensated MOSFET $R_{DS(on)}$ sensing. Connect the TRIP pin to GND through the trip-voltage setting resistor, R_{TRIP} . The TRIP terminal sources I_{TRIP} current, which is 10 µA typically at room temperature, and the trip level is set to the OCL trip voltage V_{TRIP} as shown in Equation 5.

$$V_{\text{TRIP}} = R_{\text{TRIP}} \times I_{\text{TRIP}}$$

where

- V_{TRIP} is in mV
- R_{TRIP} is in k Ω
- I_{TRIP} is in μA

(5)

The inductor current is monitored by the voltage between the GND pin and SW pin so that the SW pin is properly connected to the drain terminal of the low-side MOSFET. I_{TRIP} has a 3000-ppm/°C temperature slope to compensate the temperature dependency of $R_{DS(on)}$. The GND pin acts as the positive current-sensing node. Connect the GND pin to the proper current sensing device, (for example, the source terminal of the low-side MOSFET.)

(4)



Because the comparison occurs during the OFF state, V_{TRIP} sets the valley level of the inductor current. Thus, the load current at the overcurrent threshold, I_{OCP} , is calculated as shown in Equation 6.

$$I_{OCP} = \frac{V_{TRIP}}{\left(\!8 \times R_{DS(on)}\right)} + \frac{I_{IND(ripple)}}{2} = \frac{V_{TRIP}}{\left(\!8 \times R_{DS(on)}\right)} + \frac{1}{2 \times L \times f_{SW}} \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}$$

where

- R_{DS(on)} is the on-resistance of the low-side MOSFET
- R_{TRIP} is in kΩ

(6)

In an overcurrent condition, the current to the load exceeds the current to the output capacitor thus the output voltage tends to decrease. Eventually, the output voltage crosses the undervoltage-protection threshold and shuts down.

A special trimming option uses hiccup mode as the overcurrent protection (OCP).

Overvoltage and Undervoltage Protection

The TPS53515 monitors a resistor-divided feedback voltage to detect overvoltage and undervoltage. When the feedback voltage becomes lower than 68% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 1 ms, the TPS53515 latches OFF both high-side and low-side MOSFETs drivers. The UVP function enables after soft-start is complete.

When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches OFF the high-side MOSFET driver and turns on the low-side MOSFET until reaching a negative current limit. Upon reaching the negative current limit, the low-side FET is turned off and the high-side FET is turned on again for a minimum on-time. The TPS53515 operates in this cycle until the output voltage is pulled down under the UVP threshold voltage for 1 ms. After the 1-ms UVP delay time, the high-side FET is latched off and low-side FET is latched on. The fault is cleared with a reset of VDD or by re-toggling EN pin.

Out-Of-Bounds Operation (OOB)

The TPS53515 has an out-of-bounds (OOB) overvoltage protection that protects the output load at a much lower overvoltage threshold of 8% above the target voltage. OOB protection does not trigger an overvoltage fault, so the device is not latched off after an OOB event. OOB protection operates as an early no-fault overvoltage-protection mechanism. During the OOB operation, the controller operates in forced PWM mode only by turning on the low-side FET. Turning on the low-side FET beyond the zero inductor current quickly discharges the output capacitor thus causing the output voltage to fall quickly towards the setpoint. During the operation, the cycle-by-cycle negative current limit is also activated to ensure the safe operation of the internal FETs.

UVLO Protection

The TPS53515 monitors the voltage on the VDD pin. If the VDD pin voltage is lower than the UVLO off-threshold voltage, the switch mode power supply shuts off. If the VDD voltage increases beyond the UVLO on-threshold voltage, the controller turns back on. UVLO is a non-latch protection.

Thermal Shutdown

The TPS53515 monitors internal temperature. If the temperature exceeds the threshold value (typically 140°C), TPS53515 shuts off. When the temperature falls approximately 40°C below the threshold value, the device turns on. Thermal shutdown is a non-latch protection.

SLUSBN5 -AUGUST 2013

External Parts Selection

The external components selection is a simple process using D-CAP3[™] Mode. Select the external components using the following steps

1. CHOOSE THE SW FREQUENCY

The SW frequency is configured by the resistor divider on the RF pin. Select one of eight SW frequencies from 250 kHz to 1 MHz. Refer Table 1 for the relationship between the SW frequency and resistor-divider configuration.

2. CHOOSE THE OPERATION MODE

Select the operation mode using Table 2.

3. CHOOSE THE INDUCTOR

Determine the inductance value to set the ripple current at approximately 1/4 to 1/2 of the maximum output current. Larger ripple current increases output ripple voltage, improves S/N ratio, and helps stable operation.

$$L = \frac{1}{I_{IND(ripple)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}} = \frac{3}{I_{OUT(max)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$
(7)

The inductor requires a low DCR to achieve good efficiency. The inductor also requires enough room above peak inductor current before saturation. The peak inductor current is estimated using Equation 8.

$$I_{\text{IND}(\text{peak})} = \frac{V_{\text{TRIP}}}{8 \times R_{\text{DS}(\text{on})}} + \frac{1}{L \times f_{\text{SW}}} \times \frac{\left(V_{\text{IN}(\text{max})} - V_{\text{OUT}}\right) \times V_{\text{OUT}}}{V_{\text{IN}(\text{max})}}$$
(8)

4. CHOOSE THE OUTPUT CAPACITOR

The output capacitor selection is determined by output ripple and transient requirement. When operating in CCM, the output ripple has two components as shown in Equation 9. Equation 10 and Equation 11 define these components.

$$V_{\text{RIPPLE}} = V_{\text{RIPPLE}(C)} + V_{\text{RIPPLE}(\text{ESR})}$$
(9)

$$V_{RIPPLE(C)} = \frac{I_{L(ripple)}}{8 \times C_{OUT} \times f_{SW}}$$
(10)
$$V_{RIPPLE(ESR)} = I_{L(ripple)} \times ESR$$
(11)

VRIPPLE(ESR) = L(ripple) × LSR

5. DETERMINE THE VALUE OF R1 AND R2

The output voltage is programmed by the voltage-divider resistors, R1 and R2, shown in Figure 1. R1 is connected between the VFB pin and the output, and R2 is connected between the VFB pin and GND. The recommended R2 value is from 1 k Ω to 20 k Ω . Determine R1 using Equation 12.

$$R1 = \frac{V_{OUT} - 0.6}{0.6} \times R2$$
(12)

LAYOUT CONSIDERATIONS

Before beginning a design using the TPS53515, consider the following:

- Place the power components (including input and output capacitors, the inductor, and the TPS53515) on the solder side of the PCB. In order to shield and isolate the small signal traces from noisy power lines, insert and connect at least one inner plane to ground.
- All sensitive analog traces and components such as VFB, PGOOD, TRIP, MODE, and RF must be placed away from high-voltage switching nodes such as SW and VBST to avoid coupling. Use internal layers as ground planes and shield the feedback trace from power traces and components.
- Pin 22 (GND pin) must be connected directly to the thermal pad. Connect the thermal pad to the PGND pins and then to the GND plane.
- Place the VIN decoupling capacitors as close to the VIN and PGND pins as possible to minimize the input • AC-current loop.
- Place the feedback resistor near the IC to minimize the VFB trace distance.



- Place the frequency-setting resistor (RF), OCP-setting resistor (R_{TRIP}) and mode-setting resistor (R_{MODE}) close to the device. Use the common GND via to connect the resistors to the GND plane if applicable.
- Place the VDD and VREG decoupling capacitors as close to the device as possible. Provide GND vias for each decoupling capacitor and ensure the loop is as small as possible.
- The PCB trace is defined as switch node, which connects the SW pins and high-voltage side of the inductor. The switch node should be as short and wide as possible.
- Use separated vias or trace to connect SW node to the snubber, bootstrap capacitor, and ripple-injection resistor. Do not combine these connections.
- Place one more small capacitor (2.2 nF- 0402 size) between the VIN and PGND pins. This capacitor must be placed as close to the IC as possible.
- TI recommends placing a snubber between the SW shape and GND shape for effective ringing reduction. The value of snubber design starts at 3 Ω + 470 pF.
- Consider R,C,Cc network (Ripple injection network) component placement and place the AC coupling capacitor, Cc, close to the device, and R and C close to the power stage.
- See Figure 42 for the layout recommendation.





Figure 42. Layout Recommendation

MECHANICAL DATA



- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. E. Falls within JEDEC MO-220.





17-Sep-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
TPS53515ARVER	PREVIEW	VQFN	RVE	28	3000	TBD	Call TI	Call TI	-40 to 85		
TPS53515ARVET	PREVIEW	VQFN	RVE	28	250	TBD	Call TI	Call TI	-40 to 85		

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA



- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. E. Falls within JEDEC MO-220.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated